

Low-Power SRAM Using 7T FINFET Technology

MAYUR RASTOGI
BHAGWANT INSTITUTE OF TECHNOLOGY
MUZAFFARNAGAR U.P

Dr. LOKESH KUMAR BANSAL(Director)
BHAGWANT INSTITUTE OF TECHNOLOGY
MUZAFFARNAGAR U.P

Abstract— The industry of integrated circuits (ICs) is still very much focused on getting its products to have the best possible performance in terms of power consumption, delay, leakage, and time to market. Moore's Law, in its most basic form, aims to optimise the aforementioned attributes to the fullest potential that they are capable of achieving. This law was named after Gordon Moore, a computer scientist. However, when the scaling of production nodes moved below 32 nm, some tool settings became dangerously close to reaching their limits. One of the configurations that reached its maximum capacity was the power supply voltage, which is notable since it is one of the settings that plays a significant part in dynamic electricity. Even though the process of expansion continued, this constraint remained in force the whole time. The purpose of this research is to reduce the amount of power that is used, in addition to the latency and leakage currents that are present in 7T SRAM cells. The Synopsys HSPICE software was used as the backend device in the experiment. This was carried out so that an analysis of the latency and power consumption of SRAM could be carried out. throughout the purpose of this inquiry, it was necessary to fabricate and simulate a 7T SRAM using FINFET technology throughout the whole of the technological age that spanned 32 nm.

Keywords—SRAM; 32nm; FinFET; Single Ended

I. INTRODUCTION

The ever-increasing demand for portable microprocessor-controlled devices, such as laptops, smartphones, and other communication devices, has a significant impact on the amount of memory that can be accommodated by System-on-a-Chip (SoC) designs [1]. This trend is expected to continue in the foreseeable future. The technical advances that have been made in mobile computing are the primary force behind this need. In order to make the battery life of portable electronics last for a longer period of time, it is vital to cut down on the amount of power that is needed by the circuits inside of these devices [2].

It is possible to lower a system's total power consumption and achieve low power consumption in a number of different methods, including the use of unconventional device designs, innovative circuit topologies, and architectural optimizations.

Some components of the circuit design, most notably the voltage provided by the power supply, were unable to undergo additional reductions when the manufacturing nodes were being scaled down to less than 32 nanometers in size[3-7]. This was the case for all of the components. This limitation has an effect on the dynamic consumption of electricity, despite the persistent efforts that are being made to scale. The major purpose of this research is to find ways to cut down on the amount of power that 7T SRAM cells use, as well as the amount of delay they experience and the leakage currents they produce. During the experiment, the backend device for circuit simulation known as Synopsys HSPICE was used. This makes it possible to assess both the amount of power used and the amount of delay. During the 32 nm technical period, the primary emphasis of this study is on the specific construction and modelling of a 7T SRAM that makes use of FINFET technology. This work is taking conducted[8].

The acronym SRAM, which stands for static random-access memory, refers to a technique of data storing that is used extensively inside computer systems. SRAM, in contrast to other storage media such as magnetic tapes and drum memory, permits reading and writing data objects with similar access times, regardless of their physical placements inside the memory device. This is in contrast to other storage media such as magnetic tapes. Drum memory also offers comparable access times. This advantage is brought about as a consequence of the random-access characteristic of SRAM, which, in contrast to other data storage mediums with direct access that are bound by mechanical restrictions, makes it far more efficient.

This research investigates SRAM devices that have a single-ended structure and investigates the ways in which the performance of these devices may be enhanced by using the technology of FinFET. The increased need for high-capacity memory in settings with limited power resources is the fundamental impetus driving attempts to enhance the design of SRAM and optimize its performance.

II. PROPOSED WORK

During the course of this inquiry, a 32nm-based technology is used to help in the construction of a 7T SRAM cell. MOSFETs as well as FinFETs are used in the construction of this cell. Throughout the whole of the phase of the design process in which the circuit is being constructed, a piece of software known as Synopsys HSPICE, which is classified as a simulation tool, is used for the purpose of evaluating the functionality of the circuit. The analysis and comparison of the MOSFET and FinFET transistors' circuit performances in terms of their applicability to use in aeronautical applications is the primary objective of this research. Even while it is of the utmost importance to stress that HSPICE is not compatible with radiation-hardened equipment, the primary concentration of this study is not on that particular facet of the subject matter.

A digital device that is driven by a microprocessor is required to have a component that is known as static random-access memory, or SRAM for short. This component is a very important cog in the machinery that makes up digital electronics. On the other hand, the performance of SRAM technology must be improved since there is a growing demand for it despite the fact that technological nodes are becoming obsolete and the dependability of supply voltage is decreasing. This is the case. It is of the utmost importance to attain the maximum possible degree of energy economy when it comes to portable applications that have limited duty cycles, such as mobile phones and personal digital assistants (PDAs). This is because these types of devices are often used for short periods of time at a time. Because these devices are powered by batteries, it is absolutely vital to reduce the overall amount of power that they need from the battery pack to the greatest extent that is feasible.

Memory accesses in such systems are a substantial contributor to power consumption, which in turn has a

direct influence on both the performance of the device and the life of the battery. Memory accesses are also a significant contributor to heat generation in such systems. Memory accesses in these types of devices are another major factor that contributes to the creation of heat. Researchers are focusing their efforts on the development of efficient SRAM designs in order to increase the amount of time that applications can run while being powered by batteries. This is done in order to extend the amount of time that programmes can run while being powered by batteries. The quantity of power that is utilised for both active and leaky reasons has to be cut down significantly by these designs. This section devotes the majority of its attention to two crucial aspects, namely active power savings and leaky power savings, both of which have the potential to contribute significantly to a reduction in total power usage. Active power savings and leaky power savings both have the ability to contribute significantly to the overall reduction of power consumption.

It is possible to produce active power savings if the operating voltage is lowered to a lower level and the discharge capacitance of the word and bit lines is decreased. This would make it possible for active power savings to be made. These two adjustments are really essential. Because of this, it will be feasible for the word and bit lines to discharge a more manageable percentage of the charge that has been accumulated in them. It is possible to significantly reduce the amount of power that is lost by performing an operation that involves equalizing the capacitance of the word lines and the bit lines. This will allow for a more efficient use of the available power. The quantity of electricity that is lost may be cut down, which will allow this goal to be achieved. It has been observed that during read and write operations, the charging and discharging of bit lines supplies up to a third of the total active power that is lost by the device. This is due to the fact that bit lines are constantly being used and released. This is the situation due to the fact that bit lines are in a state of continual transition between being charged and being discharged. As a direct result of this, lowering the charging capacitance provides the ability to realise significant reductions in the amount of energy that is required to carry out the process.

On the other hand, in order to get cost savings from leakage power, you need to reduce the amount of power that is lost by the circuit when it is in the standby state. This is important in order to get cost savings from leakage power. It is possible to decrease the amount of energy that is lost owing to leakage currents and waste as little energy

as possible by making use of methods during times of inactivity such as power gating and voltage scaling. This is achievable via the use of tactics such as these.

The creation of an efficient SRAM architecture that has the potential to improve the overall energy efficiency of portable devices is the goal of this research. As a direct consequence of this change, the amount of time that these gadgets may go without needing a charge and their overall performance will both improve. This is something that may be accomplished by paying attention to both the active and leaky power savings.

III. RESULTS

Figure 2 is an illustration of the real circuit that was built, and it shows how it was put together.

This work presents novel approaches to improve power efficiency and decrease the space penalty that is associated with the processing of multimedia data. Both the development of the single-ended 7T SRAM cell and the implementation of heterogeneous SRAM arrays were necessary in order to bring about these innovative new techniques. These technical advancements have the ability to enhance memory performance and optimise the power consumption of embedded systems..




Fig. 2 SRAM single ended structure

The results of an examination or experiment that was carried out in relation to semiconductor devices are shown in each of Figures 3 through 6, which are presented below. It is quite probable that these figures illustrate certain performance measurements or attributes of both traditional MOSFETs and FinFET-based single-ended structures. The results that are presented here in the form of figures demonstrate that it has been shown and demonstrated conclusively that the

performance of the FinFET-based single-ended structure is superior to that of the MOSFET.




Fig. 3 Average Power Comparison

It is a three-dimensional device in which the channel area is encircled by numerous "fins," which allows for improved control over the flow of current and reduces leakage current.




Fig. 4 Delay Comparison




Fig. 5 PDP Comparison




Fig. 6 EDP Comparison




Fig. 7 Power Dissipation Comparison

not be increased any further, production node scaling still proceeded in the direction of 32 nanometers. In spite of the fact that scaling was no longer an option, this was carried out anyhow. This was notably the case with respect to the voltage of the power supply, which is the one component that has the single most significant impact on the creation of dynamic energy. This was the case because the voltage of the power supply is the component that has the single most important influence. The fundamental goal of the research that is now being carried out is to develop a 7T SRAM cell that has the lowest possible levels of power consumption, latency, and leakage currents. This target was chosen as the focus of the study. For the aim of doing research on the amount of power that SRAM consumes and the amount of delay it has, it was determined that the backend device known as Synopsys HSPICE would be used. After much thought and consideration, we came to this conclusion. Within the constraints of a 32-nanometer timescale, this body of work offers both the creation and modelling of a 7T SRAM. The writers of this collection of work are the ones who carried out the work. The use of FINFET technology was necessary in order to achieve this objective in a prompt and effective way. There has been an improvement in efficiency in respect to the activity that was intended, as shown by the data that has been given here.

IV. CONCLUSION

Even though there have been advancements in technology, the choice that has been taken from the inception of the integrated circuit industry to maximise the performance metrics of overall performance, power, delay, leakage, and time to market (opportunity cost) has not changed. This decision was made in order to reduce the total opportunity cost. This decision was reached in spite of the fact that there have been breakthroughs in technical capabilities. The decision to go in this direction was made despite the fact that there have been advances in the capabilities offered by technology. This choice was taken in order to guarantee that the results obtained from these measurements would be as precise and trustworthy as is humanly feasible. In point of fact, Moore's rule is premised on the concept that the value of those traits should be raised to the greatest extent that is reasonably practicable. Despite the fact that crucial tool settings could

REFERENCES

- [1] R. Gitterman, O. Keren and A. Fish, "A 7T Security Oriented SRAM Bitcell," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 8, pp. 1396-1400, Aug. 2019, doi: 10.1109/TCSII.2018.2886175..
- [2] N. Surana and J. Mekie, "Energy Efficient Single-Ended 7T SRAM for Multimedia Applications," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 66, no. 6, pp. 1023-1027, June 2019, doi: 10.1109/TCSII.2018.2869945.
- [3] A. Mishra and A. Grover, "A 0.9V 64Mb 6T SRAM cell with Read and Write assist schemes in 65nm LSTP technology," 2020 24th International Symposium on VLSI Design and Test (VDATE), 2020, pp. 1-4, doi: 10.1109/VDATE50263.2020.9190373.
- [4] A. Mishra and A. Grover, "A 0.9V 64Mb 6T SRAM cell with Read and Write assist schemes in 65nm LSTP technology," 2020 24th International Symposium on VLSI Design and Test (VDATE), 2020, pp. 1-4, doi: 10.1109/VDATE50263.2020.9190373.
- [5] R. R. Vallabhuni, P. Shruthi, G. Kavya and S. Siri Chandana, "6Transistor SRAM Cell designed using 18nm FinFET Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), 2020, pp. 1584-1589, doi: 10.1109/ICISS49785.2020.9315929.
- [6] P. Shruthi, G. Kavya and S. Siri Chandana, "6Transistor SRAM Cell designed using 18nm FinFET Technology," 2020 3rd International

- Conference on Intelligent Sustainable Systems (ICISS), 2020, pp. 1584-1589, doi: 10.1109/ICISS49785.2020.9315929.
- [7] Mahender Veshala , IJEIT 2013, "Reduction of Short-Channel Effects in FinFET"
- [8] V Narendar , IJCA, 2012 , "Design of High-performance Digital Logic Circuits based on FinFET Technology "
- [9] PC Rajashree, ICIET-2014, "Deep Submicron 50nm CMOS Logic Design with FINFET"
- [10] Tushar Surwadkar, IJETT-2014, "Upgrading the performance of VLSI Circuits using FinFETs"
- [11] Chunyu Peng, Jiati Huang, Changyong Liu, Qiang Zhao, Songsong Xiao, Xiulong W, "Radiation-Hardened 6T SRAM Bitcell With Speedand Power Optimized for Space Application" , IEEE, 2018
- [12] S. S.R., B. R. S., Samiksha, R. Banu and P. Shubham, "Design and Performance Analysis of 6T SRAM Cell in 22nm CMOS and FINFET Technology Nodes," 2017 International Conference on Recent Advances in Electronics and Communication Technology (ICRAECT), 2017, pp. 38-42, doi: 10.1109/ICRAECT.2017.65.
- [13] U. Mushtaq and V. K. Sharma. "Design of 6T FinFET SRAM cell at 7nm," 2019 International Conference on Communication and Electronics Systems (CCES), 2019, pp. 104-108, doi: 10.1109/CCES45898.2019.9002138.
- [14] Y. Ma, L. Zhang and J. Liu, "A New 6T SRAM Memory Cell Based on FINFET Process," 2020 IEEE 5th International Conference on Integrated Circuits and Microsystems (ICICM), 2020, pp. 251-254, doi: 10.1109/ICICM50929.2020.9292226.
- [15]), 2020, pp. 1080-1086, doi: 10.1109/ICICT48043.2020.9112590.

